On Exploiting Declarative Programming and Parallel Execution in Computer Based Real-time Systems

Bengt Lennartsson (Email: BenLen@Carlstedt.se) Nahid Shahmehri (Email: NahSha@Carlstedt.se) Staffan Bonnier (Email: StaBon@Carlstedt.se)

> Carlstedt Elektronik AB, Industrivägen 55, S-433 61 PARTILLE, Sweden. Phone: (+46) 31 - 26 21 80 Fax: (+46) 31 - 26 21 81

Abstract

This paper presents experiences from modelling real-time applications in the declarative functional language H developed hand-in-hand with a novel rp8601 parallel graph reduction architecture, both designed with the requirements from real-time embedded systems in mind. In rp8601 the analog and digital interactions with the environment have been designed into the chips and into the language, and so have mechanisms to handle time constraints.

Traditionally declarative programming means that the programmer need not be aware of the processor operations. Instead he can focus on the abstract relations between the input and the output streams. The specific real-time requirements have normally not been taken into account in the declarative view.

Our conclusion is that declarative functional programming is a viable technique for the development of complex software for embedded real-time systems. However, considerable efforts have to be spent on educating and training the application programmers in the new programming paradigm.

Background and acknowledgement

This paper presents an overview of a development project at Carlstedt Elektronik AB. The cornerstones in this project are the language H and the parallel graph reduction architecture rp8601, both originating from Gunnar Carlstedt. As early as 1986 he presented his EuroMicro paper A Language for Behavior, Structure and Geometry [1]. The last sentence in this paper reads: The language will be called "H".

Since then many persons have been involved in transforming Gunnar Carlstedt's visionary ideas into a working system. The role of the authors of this paper is just to give a summary of what all these people have developed, and to illustrate by a very simple example how H and rp8601 can be used in a sequence control application.

All the persons who have contributed: the employees at the company, its Scientific Advisory Group, and others, are hereby deeply acknowledged.

1 Introduction

The rp8601 project is aiming at exploiting the combination of two maturing and well researched ideas: massive parallelism and declarative programming. Parallelism gives better system performance as the total capacity available is equal to the power of each processing element multiplied by the number of such elements. The objective for a declarative language is increased programmer productivity and higher program quality. The programmer can directly specify the operations in terms of the rules and the constraints the computation has to obey, rather than as all the small steps for the operations and data movements.

However, previous attempts to exploit parallelism have, in the general case, failed due to the difficulty to efficiently distribute the total computation over all the available parallel processors. In order to distribute the computation over the parallel hardware, a large amount of manual control of the program execution and of the load balancing have been needed. The industrial use of declarative languages has so far been rather limited, mainly because of performance problems due to the mismatch between the declarative languages and the von Neumann hardware architecture. Hence the increased performance by parallel execution has been paid for by increased programming efforts. The reduced programming effort by means of declarative languages has resulted in the penalty of relatively slow execution.

The combination of the declarative language H and the specially designed parallel hardware architecture, rp8601, gives all the benefits mentioned above, but without the extra costs and penalties! Instead there are even more benefits as H and rp8601 strongly support each other.

1.1 Implications from the declarative programming language H

The programming language H will in the first product generation be a functional language. Later on logic programming features like logical variables and unification may be added if required.

The execution of the purely functional language H is free from side-effects. A symbol denoting a variable can not change from one value to another during the execution of a program, i.e. the "variables" in H do not "vary" as they can do in imperative languages. A symbol in H is defined by an expression, and during execution this expression is reduced until only one single canonical value remains. Thus a symbol stands for a constant value, perhaps not yet known. Thanks to freedom from side-effects, a reference to a value can always be replaced by the value itself. The execution mechanism employed for functional programs is called reduction. The result will be the same independently of the order in which the reductions are made. They can be made fully in parallel, and no extra information from the programmer is needed. A general presentation of the principles of declarative programs can be found in [2] and [3]. The references [4] and [5] give an introduction to reduction and to the implementation of functional languages in general.

Hence, if there were any hardware architecture able to reduce all reducible subexpressions in parallel, it would exploit all the inherent parallelism available in the problem. The architecture of rp8601 is based on this idea.

Thus the declarative nature of the H language has two major implications:

- 1. The H programmer need not use his time to specify in which order different operations are performed as must the programmer in an imperative language.
- On execution of an H program, parallel graph reduction hardware can directly be fully exploited without any extra effort or information from the programmer.

The graph reduction strategy used for execution of H programs enables sharing of subgraphs, so reductions do not have to be repeated when the result is needed at different "places" in the total computation.

1.2 Consequences of the rp8601 architecture

rp8601 systems are built from two basic component types: the compute memory and the port memory. The compute memory corresponds to the processor and its local memory in a traditional multiprocessor system. The port memory plays the role of an I/O processor together with its local program memory and I/O buffers.



Figure 1 One single system composed of compute memories, C, and port memories, P.

The comparison with traditional systems is misleading, however. The rp8601 is based on associative, or content addressable, memory. A specific physical memory location has no permanently assigned address or label. The only means available to address a location is by its current contents. Both the compute memory and the port memory components are based on the same mechanism for associative addressing.

The associative memory has the general property of strongly supporting global search operations. It is also very powerful during execution of H programs, and it makes the garbage collection extremely efficient. Assume that an H variable x is referenced from many places in the program, that is, the value of x is needed for the reduction of many (sub-)expressions. When the value of x has reduced to canonical form, this value will be broadcast together with the symbol x, and all references to x can be replaced by this canonical value in one single memory operation!

1.3 Conceptual architecture versus engineering design decisions

Many engineering trade-off decisions are about granularity. What word length is most appropriate? Should the instruction set contain complex composite operations or be based on a RISC philosophy? In most such situations there are extreme points, and the optimal design, based on experience and engineering knowledge, is somewhere in between.

In rp8601 there are also many such trade-off decisions, and it is very likely some of them will change as more experience will be gathered. Some examples:

 "Memory word size": Each storage unit holds a "closure", or a graph node, consisting of four "value fields", a context field, a closure type field, an attribute field, and an identifier. The four "value fields", the context field, and the closure identifier field each has 32 bits "data" + a 6 bit tag field + error detection/correction bits. So each storage unit has space for 192 bits, 24 bytes. However, due to the extra type and status information in the tag and attribute fields, and to the more compact representation of functions and operators, one storage unit of rp8601, one closure, holds more information than do 24 bytes in a traditional system.

- · Size of a compute memory module: In the compute memory each storage unit holding a 24 byte closure, as described above, is capable of simple operations like replacing an identifier by a value. However, each storage unit does not have the full power for arithmetic and logical operations. It would be possible to give this power to each storage unit, but that would mean a considerable waste of silicon area. As only a small fraction of the nodes of the graph, or the closures in the memory, have the information needed for immediate reduction, there need not be reduction power available for all closures at the same time. On the other hand only one processing unit per system would mean that the possibility for parallel operations would not be exploited. So, a natural solution is to have "processors" available for a suitable fraction of the storage units. Currently a Compute Memory has 512 storage units (closures) and one core cell containing a reduction unit and a numeric unit. A port memory module has in the current plan the same storage capacity, 512x24 bytes = 12 kB, plus type and status information, as the compute memory has.
- Scheduling strategy: When processing power is the bottleneck, demand driven evaluation¹ is a natural strategy. Demand driven means that a computation is postponed until the result is really needed. In a system having a surplus of processors data driven evaluation¹ may be more appropriate. If you evaluate an expression as soon as the required values are available, you are applying data driven evaluation. Fully demand driven evaluation is one of the extreme points. Processing power is saved and infinite data streams can be used. At the other extreme point, fully data driven, computable data is always available in case it is needed. Demand driven evaluation and real-time requirements do not match very well. A fully data driven strategy and

infinite data structures may create problems. So even here some middle way has to be taken.

2 Real-time constraints vs functional programming

The rp8601 architecture and the H language have been designed with embedded real-time applications in mind. The most important characteristics for this class of applications are:

- 1. Unconventional I/O; the computer system and its physical environment are interacting via digital and analog signals.
- The interaction between computer system and its environment must take place at prescribed points in time (at regular intervals, within a certain time interval after an external event, or at a certain value of the external "real time").
- 3. The embedded systems are generally running "for ever" rather than terminating after having computed a result as a function of the input.
- 4. The computation in an embedded application often contains a model of the dynamic physical environment, and such models have in general a periodically *updated state* as the main component.

The properties 1-4 above are generally not associated with functional programs. In our case the unconventional I/O is taken care of by the powerful rp8601 port chips. This will, however, not be discussed any further in this paper. In the following it will be illustrated by means of an example how the aspects 2-4 are handled.

Other declarative languages taking some of the real-time requirements into account are Strand [8] and Erlang [9]. The concurrency in Strand and Erlang are of the type "interacting sequential processes" while H has much finer granularity in its parallelism.

3 The H language

The language H is intended for both applications and systems programming, and is divided into two sublanguages:

• H_{UF}: The Functional definition sublanguage.

• H_{US}: The System description sublanguage.

The general idea is that most application programming can be done using only the graphical system description language. Thus it is necessary that a large and powerful library of predefined primitive functions and boxes are available.

3.1 The functional definition sublanguage

 H_{UF} allows functions to be defined in a way similar to traditional functional languages (such as ML, Haskell etc.) [6-7]. The language H_{UF} provides:

^{1.} Other names for demand driven are: lazy evaluation, backward chaining, or conservative evaluation. Instead of data driven the terms: eager evaluation, speculative evaluation, or forward chaining are used.

- A module system, admitting selective exportation of defined objects (such as types and functions). This enables the definition of abstract data types.
- A type checking system, allowing both polymorphism and subtyping. The latter implies a more expressive language of types than the one used in traditional Hindley-Milner systems [5].
- Pattern matching as a means for discriminating arguments in function applications.

3.2 The system description sublanguage

This sublanguage H_{US} allows the user to express the relations between input and output streams in a graphical notation. The diagrams are made from basic building blocks interconnected by streams. At this level the flow between ports is specified and analysed. The language H_{US} provides:

- A graphical and a textual syntax. The language is, however, primarily graphical.
- A module system, allowing diagrams to be enclosed in boxes. These boxes may themselves be used as (non-primitive) building blocks.
- A type system, ensuring that the flow in diagrams will not be blocked by incompatible connections.

4 A traffic light controller example

Let us now illustrate how H may be used for programming a traffic light controller. Cables connect the real-time environment to three *ports* of the computer system. The ports are: the sensor port, the NS-Light port and the EW-Light port.

4.1 The problem specification

The behaviour of the traffic lights can be described by the two cycles below. The NS sensors are checked at certain times. Depending on the result one of the two following sequences of behaviours will be initiated, (G, Y, and R are used to denote the colours: green, yellow, and red, respectively).



Figure 2 Traffic lights controlled by rp8601.

a) No waiting car detected by the NS sensors:
(1) keep EW lights G, and NS R, for another 15 s;
(2) check NS sensors again.

- b) Waiting car detected by the NS sensors:
 - (1) turn EW lights to G+Y for 2 s (still R on NS);
 - (2) turn NS lights to R+Y and EW to R for 2 s;
 - (3) turn NS lights to G for 10 s (still R on EW);
 - (4) turn NS lights to G+Y for 2 s (still R on EW);
 - (5) turn NS lights to R and EW to R+Y for 2 s;
 - (6) turn EW lights to G for 15 s (still R on NS);
 - (7) check NS sensors again.

The sensors are thus checked for the presence or absence of cars on the NS road at the end of each cycle.

4.2 The top level H_{US} program

An H_{US} program consists of a number of *building* blocks interconnected by streams. A stream is considered an infinite sequence (list) of values. A building block consumes its *input streams* and produces its output streams. A stream is represented as an arrow. When attached to a block, its direction indicates whether it represents an input or an output stream of the block.

A box description is an encapsulation of an H_{US} program. Thus box descriptions serve as modules of the language. Input and output connectors of the program become input and output sockets of the description ("valleys" and "hills" on its border respectively).

The *input* and *output connectors* of a program serve as the interface between the program and the external world. To define a program we need three kinds of blocks¹, see Figure 3.



B p1 p2 A box description with one input stream, two output streams, and two parameters.

Figure 3 The three kinds of elementary building blocks of ${\rm H}_{\rm US}.$

In order to put a box description into use, an *instance* of the description must be created. Such an instance is simply called a *box*. It is obtained by instantiating the formal parameters of the description and by connecting its sockets. There are two ways of establishing the latter:

- By connecting the input and output sockets to ports. The program of the box description is then made to interact directly with external devices connected to the ports.
- By connecting the input and output sockets to streams. The box may then be used as a building block of a larger program.

^{1.} The appearance of the symbols is very preliminary. It will change as the language evolves, and the concrete graphical syntax may be tuned to particular application areas.

The top-level program is encapsulated in one single box description, Figure 4. The sensor state (Car or NoCar) is the input on the top. The NS light: (G, GY, R, or RY) is output at the bottom, left, and the EW light: (G, GY, R, or RY) at the bottom, right.





The box trafficControl defines the relation between the input stream and the output streams. There is a notion of "real" time; the green EW and the red NS light shall be maintained for 15 s, for instance. In the following it will be shown how these non-functional properties can be modelled in the functional framework.

To model real-time we need two more symbols in our graphical language, see Figure 5.





A stream controlled input connector.

Figure 5 Two more elementary symbols.

The clock tick generator has no input. After initialisation it emits a token, a tick, every T seconds. The stream controlled input is a symbol making the request for input explicit at the system description lev el^1 . After initialisation the input connector will convey a value from the environment to the executing program every time a token arrives at the arrow of the input connector symbol in Figure 5 b.

The function box serves as an interface between the graphical H_{US} and the textual H_{UF} . A function box description, having *n* parameters and *m* input sockets, must be defined in terms of a function taking *n+m* arguments, the last *m* of which are streams.

In H_{UF} there must be a function type definition:

f :: tpl->tp2->tp3->tp4->tp5->tr
 (where tp1 denotes the type of p1 etc.) followed
by the *function rules* defining how the output stream
r can be computed from the parameters p1 and p2 and
the three input streams; see Figure 6.

A straight forward request-driven "declarative"



Figure 6 A function f with five (positional) parameters p1, p2, p3, p4, p5, where p3, p4 and p5 are the three streams, from left to right, entering the box at the top.

implementation of the trafficControl is illustrated in Figure 7, where c1 and c2 are the cycles defined as:

$$= [(15, (G,R))]; = [(2, (GY,R)), (2, (R,RY)) (10, (R,G)), (2, (R,GY) (2, (RY,R)), (15, (G,R)) (2, (RY,R)), (15, (G,R)) ($$



Figure 7 The content of trafficControl. The definition is partly in the graphical H_{US} language and partly in the purely functional H_{UF} .

Each cycle consists of a number of Phases. Thus a cycle is defined as a list of phases:

type Cycle = [Phase];

A Phase consists of a pair of time duration and colour indication. The colour indication is itself a pair which indicates the colour of the traffic lights on the EW and NS roads for the duration defined by the first element of the phase.

type TimeDuration = Nat;

type Phase =

(TimeDuration, (Colour,Colour));

The diagram is itself composed from instances of three different box descriptions, namely: cycleSelector, splitCycle, and lightTimer.

4.3 Implementation of the details

At initialisation the tokens GetInput and Get-Phase will be present on their streams, and the clock ticks are emitted every second from then on. Car or NoCar will be sent from the input connector and, depending on which token is present, the first tuple of c1

^{1.} The general model for the ports in H is that there is a *request stream* sent to the port, and a *response stream* from the port to the executing program. It may often be the case, however, that the request stream is invisible at the system description level; its role is confined to the low level configuration of the port.

```
or c2 will be transferred selected by the cycleSe-
lector. In H_{UF} the type definitions for clock ticks,
light colours, car sensors and the definition of the
function cycleSelector are as below:
```

```
data ClockTick = Tick;
data Colour = G | Y | R | RY | GY;
data CarSensor = Car | NoCar;
```

```
cycleSelector ::
[(CarSensor, Cycle)] ->
    Stream CarSensor -> Stream Cycle;
cycleSelector behaviour (sensor:sensors)
    =
    (assoc [] behaviour sensor):
    (cycleSelector behaviour sensors);
```

The predefined assoc function returns the cycle which corresponds to the car sensor value (Car or No-

Car). The EW and the NS lights defined in the tuple will be sent to the output connectors, and after the prescribed time interval a new phase will be requested by means of a new GetPhase token. This will proceed until there are no more phases in the cycle. Then new sensor information will be asked for, and a new cycle will be selected depending on Car or NoCar.

This informal explanation illustrates the modelling of the application at the graphical system description level H_{IIS} .



Figure 8 Definition of the box splitCycle.

The splitCycle box is more complex than the previously discussed cycleSelector function box. This box communicates with the box lightTimer. It sends one Phase at a time on arrival of a GetPhase request. When the last phase is consumed it sends a GetInput request to the input connectors. This is done by defining the two function boxes let-Through and pass. In H_{UF} the type definitions for GetInput and GetPhase are:

```
data RequestPhase = GetPhase;
data RequestInput = GetInput;
type PhasePlus = Phase | RequestInput;
letThrough::
Stream Cycle -> Stream RequestPhase ->
Stream PhasePlus;
```



GetInput: (letThrough cycles gphase); Box pass (==) GetInput passes the input values which are equal to GetInput and filters away other values. Box pass (/=) GetInput performs the opposite filtering. pass ::

```
(PhasePlus -> PhasePlus -> Bool) ->
RequestInput -> Stream PhasePlus ->
Stream PhasePlus;
```

```
pass p comp (phasep:cycle) =
    if (p phasep comp)
    then (phasep : (pass p cycle))
    else (pass p cycle);
```





The '@' before a function name in a function box, see Figure 9, means that the function is from *the element* of the input streams to *the element* of the output stream rather than on the whole streams. This is known in the functional programming community as the map function. The two functions fst and snd from Figure 9 are defined as:



Figure 10 Definition of the box lightTimer.

The delay function takes a time duration t and a stream of clock ticks as input and produces a Get-Phase when t clock ticks has passed. This is achieved by transferring into an internal state. The technique can be studied in detail in, for example, [2].

```
delay ::
Stream TimeDuration ->
    Stream ClockTick ->
        Stream RequestPhase;
delay ((duration+1):durations)
   (Tick: ticks) =
    delay (duration : durations) ticks;
delay (0:durations) (Tick:ticks) =
    GetPhase: (delay durations ticks);
```

4.4 Comments on the implementation

One property of this implementation of traffic-Control is that tokens occur on the streams only when requested by the receivers. Where the ordering of events or of computations is essential, the control has been made visible and explicit by means of the two request streams in Figure 7. The duration of the phases is controlled by the ticks from the clock tick generator. It is assumed that the computation in the boxes will be done "immediately" when the required input tokens arrive. The strategy is similar to what is called resource adequate systems in [10]. The assumption that sufficient processing power is available is quite realistic in the rp8601 case. The structure of the algorithm, Figure 7, together with the surplus of processing capacity, guarantees that the internal streams will not be flooded, and that the phase durations will be as required.

5 Conclusions

This very simple example illustrates the principles for module definition and interconnection in H. Once a module has been defined and implemented, it can serve as an off-the-shelf reusable component. Such building blocks can be defined at any level of complexity; they can be built by interconnecting simpler boxes by means of streams, or they can be defined in terms of higher order functions.

The combination of the graphical H_{US} and H_{UF} has turned out to be very useful and expressive in different domains, not only for the simple sequence control problem used as an illustration in this paper. High speed signal processing and direct digital control are two other target areas. So far our experience is that the domain of real-time applications can be added to the areas where a declarative language has turned out to be superior to imperative languages.

The power of graphical tools for building applications from module libraries has been demonstrated by the AMPL language at ABB, and by the SattLine system from SattControl [11] in industrial automation. After some hundred library functions have been defined, almost all application development can be done in terms of connecting existing function blocks.

Due to the freedom from side-effects and to the

power of the higher order functions in H, the function blocks themselves can be implemented much faster and safer than in the imperative way. The H language and the programming environment will make the interconnecting work safer and faster. H and rp8601 are now being tested in a full scale Automatic Guided Vehicle application. The experience so far is that the principles shown in the traffic light example really scale up.

Comparisons between Erlang and imperative programming in telecommunication applications within Ericsson show similar results.

6 Future work

The development of H and rp8601 will proceed, and they will be introduced to the real-time systems market. By then, the language as well as the development support environment and the development methodology will have evolved further. We will encourage studies to measure how programmer productivity may be improved by the use of a declarative language. As rp8601 is aiming at removing the current penalty of poor runtime efficiency, order(s) of magnitude in increased productivity by means of expressive declarative languages will mean a lot.

References

 G. Carlstedt: A language for behavior, structure and geometry. Proceedings Euromicro '86. Venice, Italy, September 15-18, 1986. pp. 567-580.

[2] H. Abelson, G. J. Sussman: Structure and Interpretation of Computer Programs. The MIT Press. The MIT Electrical Engineering and Computer Science Series. 1989. ISBN 0-262-01077-1.

[3] A. J. Field, P. G. Harrison: *Functional Programming*. Addison-Wesley Publishing Company. International Computer Science Series. Reading 1988. ISBN 0-201-19249-7.

[4] R. Plasmeijer, M. van Eekelen: Functional Programming and Parallel Graph Rewriting. Addison-Wesley Publishing Company. International Computer Science Series. Padstow, Cornwall, UK, 1993. ISBN 0-201-41663-8.

[5] S. L. Peyton Jones: The Implementation of Functional Programming Languages. Prentice-Hall International Series in Computer Science. New York, June 90. ISBN 0-13-453333-X.

[6] Å. Wikström: Functional Programming Using Standard ML. Prentice-Hall International Series in Computer Science. Cambridge, 1987. ISBN 0-13-331968-7.

[7] P. Hudak et.al. (eds): Report on the Programming Language Haskell - A Non-strict, Purely Functional Language. Version 1.2. March 1992. ACM SigPlan Notices, 27, (5), pp.1-164.

[8] I. Foster, S. Taylor: Strand - New Concepts in Parallel Programming. Prentice-Hall, Inc. New Jersey 1990. ISBN 0-13-850587-X.

[9] J. Armstrong, R. Virding, M. Williams: Concurrent Programming in ERLANG. Prentice-Hall International. Trowbridge, Wilshire, UK, 1993. ISBN 0-13-285792-8.

[10] H. W. Lawson: Cy-Clone - An Approach to the Engineering of Resource Adequate Real-time Systems. *Real-Time Systems*. Vol 4. No 1. (March 1992).

[11] H. Elmqvist: An Object and Data-Flow Based Visual Language for Process Control. *Proceedings of Instrument Society of America* (ISA/92-Canada), Toronto, Canada, April 28-30, 1992.